Part Number Hot Search : 
V140LA2P 1102UFC 02101 10N10 A330MC UPC2002H PT501 3N259
Product Description
Full Text Search
 

To Download FSQ510MX Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  january 2014 ? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 fsq510 / FSQ510MX ? green mode fairchild power switch (fps ? ) for valley switching converter fsq510 / FSQ510MX green mode fairchild power switch (fps ?) for valley switching converter ? low emi and high efficiency features ? uses a n ldmos i ntegrated p ower s witch ? optimized for valley s witching converter ( vsc ) ? low emi through variable frequency cont rol and inherent frequency modulation ? high efficiency through minimum drain voltage switching ? exten ded valley s witching f or wide load ranges ? small frequency variation for wide load ranges ? advanced burst - mode operation for low standby power consumption ? puls e -by - pulse current limit ? protection f unctions: overload protection (olp) , internal thermal shutdown (tsd) with hysteresis ? under - voltage lockout (uvlo) with hysteresis ? internal startup circuit ? internal high - voltage sensefet : 700 v ? buil t - in soft - start: 5 ms applications ? auxiliary p ower suppl ies for lcd tv, lcd monitor, personal computer, and white goods description a v alley s witching converter ( vsc ) generally shows lower emi and higher power conversion efficiency than a conventional hard - switched converte r with a fixed switching frequency. the fsq 510 is an integrated v alley s witching p ulse w idth m odulation (vs- pwm) controller and sensefet specifically designed for offline s witch -m ode p ower s upplies (smps) for valley switching with minimal external componen ts. the vs- pwm controller includes an integrated oscillator, u nder - v oltage l ockout (uvlo) , l eading -e dge b lanking (leb), optim ized gate driver, internal soft - start, temperature- compensated precise current sources for loop compensation, and self - protection c ircuitry. compared with discrete mosfet and pwm controller solution s , the fsq 510 can reduce total cost, component count, size and weight; while simultaneously increasing efficiency, productivity, and system reliability. this device pr ovides a platform for cost - effective desi gns of a valley switching f lyback converters. ordering information part number package operating junction temperature current limit r ds(on) (m ax. ) output power table ( 1 ) packing method 230 v ac 15% ( 2 ) 85-265 v ac adapter ( 3 ) open f rame ( 4 ) adapter ( 3 ) open f rame ( 4 ) fsq510 7 - dip -40 to + 130c 320 ma 32 ? 5.5 w 9 w 4 w 6 w rail fsq510m x 7 -m lsop tape & reel for fairchild?s definition of ?green? eco status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html . notes: 1. the junction temperature can limit the maximum output power. 2. 230 v ac or 100/115 v ac with voltage doubler. 3. typical continuous p ower with a fairch ild charger evaluation board described in this datasheet in a non- ventilated , enclosed adapter housing , measured at 50 c ambien t temperature . 4. maximum practical continuous power for auxiliary power supplies in an open - frame design at 50 c ambient temperature .
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 2 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter application circuit v cc gnd d sync vo vs - pwm v fb ac in v str figure 1. typical application circuit internal block diagram s r q osc r sense (0.4v) olp tsd leb i fb i delay 6r r 360ns s/s 5msec uvlo v ref 7 d 8 v str gnd 5 v cc 3 v fb 0.85v / 0.75v 4.7v v ref v ref a/r s r q 4 sync 0.7v / 0.1v 8.7v / 6.7v 1,2 200ns delay figure 2. internal block diagram
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 3 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter pin configuration gnd gnd v fb sync v str fsq 510 v cc d figure 3. p in assignments pin definitions pin # name description 1 , 2 gnd this pin is the control ground and the sensefet source. 3 v fb this pin is internally connected to the inverting input of the pwm comparator. the collector of an opto - coupler is typically t ied to this pin. for stable operation, a capacitor should be placed between this pin and gnd. if the voltage of this pin reaches 4.7 v, the overload protection triggers, which shuts down the fps. 4 sync this pin is internally connected to the sync - detect comparator for valley switching. in normal valley - switching operation, the threshold of the sync comparator is 0.7 v/ 0.1 v. 5 v cc this pin is the positive supply input. this pin provides internal operating current for both startup and steady - state operati on. 7 d high - voltage power sensefet drain connection. 8 v str this pin is connected directly, or through a resistor, to the high - voltage dc link. at startup, the internal high - voltage current source supplies internal bias and charges the external capacitor connected to the v cc pin. once v cc reaches 8.7 v, the internal current source is disabled.
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 4 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter absolute maximum ratings stresses exceeding the absolute maximum ratings may damage the device. the device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. in addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. the absolute maximum ratings are stress ratings only . symb ol parameter min. max. unit v str v str pin voltage 5 00 v v ds drain pin voltage 700 v v cc supply voltage 20 v v fb fe edback voltage range - 0.3 internally clamped ( 5 ) v v sync sync pin voltage - 0.3 6.5 v p d total power dissi pation 7 - dip 1.38 w 7 -m lsop t j maximum junction temperature +150 c recommended operating junction temperature ( 6 ) -40 +140 t stg storage temperature -55 +150 c notes: 5. v fb is internally clamped at 6.5 v (i clamp_max <100 a) which has a tolerance between 6.2 v and 7.2 v. 6. the maximum value of the recommended operating junction temperature is limited by t hermal s hutdown. thermal impedance t a =25 c unless otherwise specified . i tems are tested with the standards jesd 51 -2 and 51- 10 (dip). symbol parameter value unit 7 - dip , 7 -m lsop ja junction -to - ambient thermal impedance ( 7 ) 90 c/w jc junction -to - case thermal impedance ( 8 ) 13 c/w notes: 7. free - standing with no heatsink; w ithout copper clad ; measurement c on dition - j ust before junction temperature t j enters into tsd . 8. measured on the drain pin close to plastic interface.
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 5 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter t j = 25c unless otherwise specified . electrical characteristics symbol parameter condition s m in. t yp. m ax. unit sensefet section bv dss drain - source breakdown voltage v cc = 0 v, i d = 100 a 700 v i dss zero - gate - voltage drain current v ds = 700 v 150 a r ds(on) drain - source on - state resistance t j = 25 c, i d = 180 ma 28 32 ? t j = 100 c, i d = 180 ma 42 48 ? c iss input capacitance ( 9 ) v g s = 11 v 96 pf c oss output capacitance ( 9 ) v ds = 4 0 v 28 pf t r rise time ( 9 ) v ds = 350 v, i d = 25 ma 100 ns t f fall time ( 9 ) v ds = 3 50 v, l d = 25 ma 50 ns control section f s initial switching frequency v cc = 11 v, v fb = 5 v , v sync = 0 v 87.7 94.3 100.0 khz ? f s switching frequency variation ( 9 ) - 25 c < t j < 125 c 5 8 % i fb feedback source current v cc = 11 v, v fb = 0 v 200 225 250 a t b switching blanking time v cc = 11 v , v fb = 1 v , v sync f requency s weep 7.2 7.6 8.2 s t w valley detection window time ( 9 ) 3.0 s d max maximum duty ratio v cc = 11 v, v fb = 3 v 54 60 66 % d min mini mum duty ratio v cc = 11 v, v fb = 0 v 0 % v start uvlo threshold voltage v fb = 0 v, v cc s weep 8.0 8.7 9.4 v v stop after turn - on, v fb = 0 v 6.0 6.7 7.4 v t s/s internal soft - start time v str = 40 v , v cc s weep 3 5 7 ms burst - mode section v burh burst - mode voltage v cc = 11 v , v fb s weep 0.75 0.85 0.95 v v burl 0.65 0.75 0.85 v h ys 100 mv protection section i lim peak current limit di/dt = 90 ma/ s 280 320 360 ma v sd shutdown feedback voltage v ds = 40 v , v cc = 11 v, v fb s weep 4.2 4.7 5.2 v i delay shutdown delay current v cc = 1 1 v , v fb = 5 v 3.5 4.5 5.5 a t leb leading - edge blanking time ( 9 ) 360 ns t sd thermal shutdown temperature ( 9 ) 130 140 150 c h ys 60 c sync hronous section v sh sync hronous threshold voltage v cc = 11 v , v fb = 1 v 0.55 0.7 0 0.85 v v sl v cc = 11 v , v fb = 1 v 0.05 0.1 0 0.15 v t sync sync hronous delay time 180 200 220 ns total device section i op operating supply current (control part only) v cc = 11 v, v fb = 5.5 v 0.8 1.0 ma i ch startup charging current v cc = v fb = 0 v, v str = 40 v 1 .0 1.2 ma v str supply voltage v cc = v fb = 0 v, v str s weep 27 v note : 9. these parameters, although guaranteed, are not 100% tested in production .
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 6 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter comparison b etween fsd210b and fsq510 function fsd210b fsq510 advantages of fsq510 control mode voltage mode current mode fast r esponse easy -to -d esign c ontrol l oop operation method constant frequency pwm valley switching operation turn - on at m inimum d rain v oltage high e fficiency and l ow emi emi reduction method fr equency modulation valley switching frequenc y v ariation d epe nding on the r ipple of dc l ink v oltage h igh e fficiency and l ow emi soft - start 3 ms (built - in) 5ms (built - in) longer s oft-s tart t ime protection tsd tsd with h ysteresis enhanced thermal shut d own p rotection power balance long t cld short t cld small d ifference of i nput p ower b etween the l ow and h igh i nput v oltage c ases power ratings less than 5 w u nder o pen-f rame c ondition at the u niversal l ine i nput more than 6 w u nder o pen-f rame c ondition at the u niversal l ine i nput more o utput p ower r ating a vailable d ue to the v alley s witching
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 7 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter typical performance characteristics c haracteristic graphs are normalized at t a = 25c. 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized figure 4. operating frequency (f osc ) vs. t a figure 5. peak current limit (i lim ) vs. t a 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized figure 6. sta rt threshold voltage (v start ) vs. t a figure 7. stop threshold voltage (v stop ) vs. t a 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized figure 8. shutdown feedback voltage (v sd ) vs. t a figure 9. maximum duty cycle (d max ) vs. t a
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 8 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter typical performance characteristics (c ontinued) 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized figure 10. feedback source current (i fb ) vs. t a figure 11. shutd own delay current (i delay ) vs. t a 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 -40 -25 0 25 50 75 100 125 temperature [ ] normalized figure 12. operating supply current (i op ) vs. t a
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 9 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter functional description 1. startup: at startup, an internal high - voltage current source supplies the internal bias and charges the external capacitor (c a ) connected to the v cc p in, as illustrated in figure 13 . when v cc reaches 8.7 v, the fps begins switching and the internal high - voltage current source is disabled. the fps continues normal switching operation and the power is supplied from the au xiliary transformer winding unless v cc goes below the stop voltage of 6.7 v. 6.7v/ 8.7v 5 v ref internal bias v cc 8 v str i ch v cc good v dc c a figure 13. startup block 2. feedback control : this device employs current - mode control, as shown in figure 14 . an opto - coupler (such as the fod817 ) and shunt regulator (such as the ka431) are typically used to implement the feedback network. comparing the feedback voltage with the voltage across the r sense resistor makes it possible to control the switching duty cycle. when the referenc e pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 v, the opto - coupler led current increases, pulling down the feedback voltage and reducing the drain current . this typically occurs when the input voltage is increased or the output load is decreased. 2.1 pulse - by - pulse current limit : because current - mode control is employed, the peak current through the sensefet is limited by the inverting input of pwm comparator (v fb *), as shown in figure 14 . assu ming that the 225 a current source flows only through the internal resistor ( 6 r + r = 12.6 k ? ), the cathode voltage of diode d2 is about 2. 8 v. since d1 is blocked when the feedback voltage (v fb ) exceeds 2. 8 v, the maximum voltage of the cathode of d2 is clamped at this voltage, clamping v fb *. therefore, the peak value of the current through the se nsefet is limited. 2.2 leading - edge blanking (leb) : at the instant the internal sensefet is turned on, a high - current spike usually occurs through the sensefet, caused by primary - side capacitance and secondary - side rectifier reverse recovery. excessive vo ltage across the r sense resistor would lead to incorrect feedback operation in the current mode vs-pw m control. to counter this effect, the fps employs a leading - edge blanking (leb) circuit to inhibit the vs- pwm comparator for a short time ( t leb ) after the sensefet is turned on. o sc v ref i delay i fb v sd r 6 r gat e dri v er o lp d 1 d 2 + v fb * - v fb k a431 ob v o f o d 81 7 r sense sen s e f e t v ref vs s i g n a l 3 figure 14. valley switching pulse - width modulation ( vs- pwm) circuit 3 . synchronization : the fsq 510 employ s a valley - switching technique to minimize the switching noise and loss. the basic waveforms of the valley switching converter are shown in figure 15 . to mini mize the mosfet switching loss, the mosfet should be turned on when the drain voltage reaches its minimum value, as shown in figure 15 . the minimum drain voltage is indirectly detected by monitoring the v cc winding voltage, as shown in figure 15 . v dc v ro v ro v ds t f 0.7v v sync 200ns delay 0.1v mosfet gate on on figure 15. valley s witching w aveforms
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 10 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter 4. protection circuits : the fsq 510 has two self - protective functions, overload p rotection (olp ) and t hermal s hutdown (tsd). t he protections are implemented as auto - restart mode. once the fault condition is detected, switching is terminated and the sensefet remains off. this causes v cc to fall. when v cc falls down to the under -v oltage l ockout (uvl o) stop voltage of 6.7 v, the protection is reset and the startup circuit charges the v cc capacitor. when v cc reaches the start voltage of 8.7 v, the fsq 510 resumes normal operation. if the fault condition is not removed, the sensefet remains off and v cc dro ps to stop voltage again. in this manner, the auto - restart can alternately enable and disable the switching of the power sensefet until the fault condition is eliminated . because these protection circuits are fully integrated into the ic without external c omponents, reliability is improved without increasing cost. fa u l t sit u a ti o n 6 . 7 v 8 . 7 v v cc v ds t fa u l t o cc u rs fa u l t re m ov ed no r m al op era ti o n no r m al op era ti o n p ow er o n figure 16. auto r estart p rotection w aveforms 4.1 overload protection (olp ) : overload is defined as the load current exceeding its normal level due to an unexpected event. in this situation, the protection circuit should trigger to protect the smps. however, even when the smps is in the normal operation, the overload protection circuit can be triggered during the load transition. to avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. because of the pulse -by - pulse current limit capability, the maximum peak current through the sensefet is limited and, therefore , the maxim um input power is restricted with a given input voltage. if the output consumes more than this maximum power, the output voltage (v o ) decreases below the set voltage. this reduces the current through the opto - coupler led, which also reduces the opto - couple r transistor current, increasing the feedback voltage (v fb ). if v fb exceeds 2. 8 v, d1 is blocked and the 5 a current source starts to charge c b slowly up . in this condition, v fb continues increasing until it reaches 4.7 v, when the switching opera tion is ter minated, as shown in figure 17 . the delay time for shutdown is the time required to charge c b from 2. 8 v to 4.7 v with 5 a. a 20 ~ 50 ms delay time is typical for most applications. this protection is implemented in auto - restart m ode. v fb t 2 . 8 v 4 . 7 v overload protection t 12 = c b ? ( 4 . 7 - 2 . 8 )/ i delay t 1 t 2 figure 17. overload p rotection 4. 2 thermal shutdown (tsd) : the s ensefet and the control ic on a die in one package make it easy for the control ic to detect the abnormal over temperature of the sensefet. if the temperature exceeds ap proximately 14 0 c, the thermal shutdown triggers and t he fps stops operation. the fps operates in auto - restart mode until the temperature decreases to around 80 c , w hen normal operation resumes. 5 . soft - start : the f p s has an internal soft - start circuit th at increases the vs- pwm comparator inverting input voltage, together with the sensefet current, slowly after it starts up. the typical soft - start time is 5 ms. the pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. the voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. this helps prevent transformer saturation and reduce s stress on the secondary diode during startup. 6 . burst - mode operation : to minimize power dissipation in standby mode, the f p s enters burst - mode operation. as the load decreases, the feedback voltage decreases. as shown in figure 18 , the device automatically enters burst mode when the feedback voltage drops below v burl (750 mv). at this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. this causes the feedback voltage to rise . once it passes v burh (850 mv), switching resumes. the feedback voltage then falls and the process repeats. burst mode alternately enables and disables switching of the sensefet, reducing switching loss in s tandby mode.
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 11 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter v fb v ds 0.75v 0.85v i ds vo vo set time switching disabled switching disabled t 4 t 3 t 2 t 1 figure 18. burs t-m ode o peration 7. advance d valley s witching o p eration : to minimize switching loss and electromagnetic interferenc e (emi), the mosfet turns on when the drain voltage reaches its minimum value in vs converters. due to the discontinuous conduction mode (dcm ) operation, the feedback voltage is not changed , de spite the dc link voltage ripples , if the load condition is not changed. since the slope of the drain current is changed depending on the dc link voltage, the turn -on duration of mosfet is variable with t he dc link voltage ripples. t he switching period is changed continuously with the dc link voltage ripples. not only the switching at the instant of the minimum drain voltage , but also the continuous change of the switching period , reduces emi. v s converter s inherently scatter the emi spectrum. typical product s for vs c turn the mosfet on when the first valley is detected. in this case, the range of the switching frequency is very wide as a result of the load variations. at a very light - load, for example, the switching frequency can be as high as several hundred khz. some prod ucts for vsc , such as fairchild ?s fscq - series , define the turn - on instant of s ensefet chang e at the first valley into at the second valley , when the load condition decreases under its pr edetermined level. the range of switching frequency narrows somewhat. for details, cons ult an fscq - series datasheet , such as: the range of the switching frequency can be limited tightly in fsq - series. beca use a kind of blanking time (t b ) is adopted , as shown in http://www.fairchildsemi.com/pf/fs/fscq1265rt.html figure 19 , the switching frequency has minimum and maximum values. once the s ensefet is enabled , the next start is prohibited during the blanking time (t b ). after the blanking time, the controller finds the first valley within the duration of t he valley de tection window time (t w ) (c ase a, b, and c). if no valley is found in t w , the internal s ensefet is forced to turn on at the end of t w (c ase d). theref ore, fsq510 ha s minimum switching frequency of 94.3 khz and maximum switching frequency of 132 khz , typically , as shown in figure 20 . t s m a x = 10.6 s t s m a x = 10.6 s t b = 7.6 s t s _ a t b = 7.6 s t s _ b t b = 7.6 s t s _ c i ds i ds i ds i ds i d s i ds i ds i d s t b = 7.6 s a b c d t w = 3 s figure 19. advanced vs o peration 94 . 3 k h z 132 k h z 104 k h z bur s t m ode con s t a nt fr e qu e n c y d c b a p o w hen the resonant period is 2s figure 20. switching frequency range of the advanced v alley s witching
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 12 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter package dimensions 7 5 4 1 0.33 2.54 7.62 0.56 0.36 1.62 1.42 3.60 3.20 3.60 3.00 6.60 6.20 9.40 9.00 (0.56) 7.62 9.91 7.62 0.35 0.20 notes: unless otherwise specified a) this package complies to jedec ms-001, variation ba, except for b) all dimensions are in millimeters. c) dimension s are exclusive of burrs, mold flash, and tie bar extrusions. d) dimension s and toleranc es per a sme y14.5 m -1994 terminal count (7 rather than 8) e) drawing filename and revision: mkt-na07brev2 5.08 max figure 21. 7 - lead, dual in- line package (dip ) package drawings are provided as a service to customers considering fairchild components. drawings may change in any manner without notice. please note the revision and/or date on the drawing an d contact a fairchild semiconductor representative to verify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild product s. always visit fairchild semiconductor?s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ .
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 13 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter package dimensions (continued) mkt-mlsop07areva figure 22. 7 - lead, mlsop pa ckage drawings are provided as a service to customers considering fairchild components. drawings may change in any manner without notice. please note the revision and /or date on the drawing and contact a fairchild semiconductor representative to verify or obtain the most recent revision. package specifications do not expand the terms of fairchild?s worldwide terms and conditions, specifically the warranty therein, which covers fairchild products. always visit fairchild semiconductor?s online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/ .
? 200 9 fairchild semiconductor corporation www.fairchildsemi.com fsq510 / FSQ510MX ? rev. 1 . 4 . 0 14 fsq510 / fsq510 mx ? green mode fairchild power switch (fps ? ) for valley switching converter


▲Up To Search▲   

 
Price & Availability of FSQ510MX

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X